Schmitt triggers are commonly used in communication and signal processing techniques to solve noise problem. A low voltage Schmitt trigger circuit with tunable hysteresis is proposed in this paper. For obtaining hysteresis under low voltage, a cross-coupled static inverter pair is used. By adjusting the symmetrical load operation, the hysteresis of the Schmitt trigger is varied. The cross-coupled inverter pair regenerative operation is controlled by it. Designed in 0.18 m CMOS process technology, the simulation results show that the proposed Schmitt trigger circuit's triggering voltage can be adjusted approximately 0.5 V to 1.2 V. The proposed design is suitable to be implemented in buffers, sub-threshold SRAMs, retinal focal plane sensors, wireless transponders and pulse width modulation circuits.
Introduction
Schmitt Trigger circuit is widely used in analogue and digital circuits to increase noise immunity (Akter et al., 2008a, b; Reaz et al., 2007a, b; Marufuzzaman et al., 2010; Reaz et al., 2003; Reaz et al., 2005) . It converts a varying voltage into an unvarying logical voltage signal (zero or one). The DC transfer characteristics are the major distinction in Schmitt trigger and comparator. For negative going and positive going input signals, Schmitt trigger has various switching thresholds known as hysteresis. Schmitt trigger does not respond if input signal noise magnitude is lesser than switching threshold variation. As such, it is resistant to noise (Saini et al., 2009; Kulkarni et al., 2007; Wu & Chiang, 2004; Liu et al., 2000; . Buffers, sub-threshold random access memory, retinal focal plane, sensors, wireless transponders, pulse width modulation circuits etc use the Schmitt trigger circuits (Reaz et al., 2006; Reaz & Wei, 2004; Mohd-Yasin et al., 2004; Mogaki et al., 2007) .
Conventional operational amplifiers based Schmitt triggers suffer from high power consumption and op-amp design challenges. Researchers exploited the potential benefits of CMOS technology for designing the Schmitt triggers (Allstot, 1982; Chen & Ming-Dou, 2005; Dokic, 1984; Katyal et al., 2008; Kim et al., 1993; Kosasayam, 2004; Kuang & Chuang, 2001; Niklas & Yiannos, 2012; Pedroni, 2005; Zhang et al., 2003) . The most commonly quoted single ended Schmitt trigger was proposed by Dokic (1984) . Dokic's design piles 4 transistors in between ground and power rails. Thus, the design is not suitable for low voltage applications. Chen and Ming-Dou (2005) proposed a Schmitt trigger based on design of Dockie. The proposed circuit functioned under a 3.3 V without high-voltage-gate-oxide over stress. By using a multilayer Schmitt trigger, larger voltage variation between two switching threshold voltages was attained (Kuang & Chuang, 2001 ). However, the design needed the four transistors stack in between ground and power rails. Thus, it was not suitable for low voltage applications.
Device dimensions, process parameters and supply voltages determine hysteresis. Kim et al. (1993) used 10 transistors in his proposed Schmitt trigger design for forming required regenerative feedback. Al-Sarawi (2002) also proposed a low-power CMOS Schmitt trigger. Pedroni et al. (2005) proposed ultra-low-voltage Schmitt trigger utilizing the body biasing technique. By adding an extra active pull up path, two switching threshold voltages can be simply attained. A logical threshold voltage control circuit proposed by Kosasayam et al. (2004) by setting the logical threshold. But the variable channel size MOS transistors required a careful mask design for logical threshold voltage control circuit. However, the logical threshold voltage can also be tuned in the narrow range. Kat 1993).
This paper inverter pa controlling

Conven
Schmitt tri a chosen th the value i in Figure 1 Hysteresis disadvanta The param
Propose
The schem the tunable loads act l The M3, M The width M7-M10 c 
Results and Discussions
The Schmitt trigger was designed using Silterra's 0.18 m fabrication standard under 0.8 V CMOS technology and analyzed by simulation using CEDEC's Silterra Design Kit for Mentor Graphics software. Figure 3 shows the waveform at pMOS M12 where Vss is approximately 0.17 V. When there is logic 0 at M12, M4, M7 and M9 are off and M1, M2, M5, M6 and M8 are in the saturation state. 
Conclusion
A Low Voltage tunable hysteresis CMOS Schmitt trigger is proposed in this paper. The design has advantages of low power and tunable hysteresis operated under low voltage which can vary from 0.5 V to 1.8 V. The system simulation result at 0.8 V with temperature setting of 27 C is found satisfactory. The system is suitable to be implemented in buffers, sub-threshold SRAMs, retinal focal plane sensors, wireless transponders and sensors and pulse width modulation circuits.
